MétaCan
Menu
Back to cohort
Record W3187612569 · doi:10.14288/1.0401092

Circuit generation for machine learning-enhanced field programmable gate array architecture exploration

2021· article· en· W3187612569 on OpenAlexaff
Esther Roorda

Bibliographic record

VenuecIRcle (University of British Columbia) · 2021
Typearticle
Languageen
FieldComputer Science
TopicVLSI and Analog Circuit Testing
Canadian institutionsUniversity of British Columbia
Fundersnot available
KeywordsProgrammable logic arrayComputer scienceSimple programmable logic deviceArchitectureComputer architectureGate arrayArtificial intelligenceField (mathematics)Field-programmable gate arrayMacrocell arrayEmbedded systemLogic gateEngineeringElectrical engineeringLogic synthesisLogic familyMathematics

Abstract

fetched live from OpenAlex

Recent years have seen an explosion of machine learning applications implemented on Field-Programmable Gate Arrays (FPGAs). FPGA vendors and researchers have responded by updating and optimizing their fabrics to more efficiently implement machine learning accelerators, including innovations such as enhanced Digital Signal Processing (DSP) blocks and hardened systolic arrays. Evaluating these architectural proposals is difficult however due to the lack of publicly available benchmark circuits. This thesis presents an open-source benchmark circuit generator that maps DNN layers onto a proposed FPGA architecture to generate circuits that are appropriate for use in FPGA architecture studies. Our circuits are constructed based on a set of nested loops that is characteristic of DNN and other machine learning applications, but differ in the size, shape and unrolling factors for various loops. Unlike previous generators, which create circuits that are agnostic of the underlying FPGA fabric, our circuits contain explicit instantiations of embedded computation blocks, allowing for meaningful comparison of recent architectural proposals without the need for a complete inference computer-aided design (CAD) flow. Our circuits are compatible with the VTR experimental CAD suite, allowing for architecture studies that investigate routing congestion, impact on place and route, and other low-level architectural implications. The framework also contains two levels of simulation support allowing for validation of the generated circuits. Our benchmark circuit generator is demonstrated through three case studies which show how realistic benchmark circuits can be generated to target actual different embedded blocks. We use these benchmark circuits to examine how FPGA architecture decisions affect DNN accelerator performance, and how different types of DNN have different performance bottlenecks.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Other design · Consensus signal: none
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.959
Threshold uncertainty score0.942

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.001
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.021
GPT teacher head0.189
Teacher spread0.168 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designOther design
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations0
Published2021
Admission routes1
Has abstractyes

Explore more

Same venuecIRcle (University of British Columbia)Same topicVLSI and Analog Circuit TestingFrench-language works237,207