An FPGA-based Real-Time Digital Simulator for Power Electronic Systems
Bibliographic record
Abstract
-Testing digital controllers for power electronic systems in real-time using a real-time digital simulator presents a problem, due to the discrete nature of the controller outputs which are not necessarily in synchronism with the time-step of the simulator. Reducing the simulation time-step resolves the issues resulting from the lack of synchronism between the digital simulator and the hardware controller under test. The simulation time can be reduced by distributing the computational burden among a number of parallel processors. However, the reduction in time is not directly proportional to the number of processors due to the interprocessors communication overhead. However, the simulation time can be greatly reduced if the simulator's hardware is custom configured. This paper is an effort to introduce and develop a reconfigurable hardware simulator using FPGAs to simulate power systems that contains power electronic switching elements. The simulation time-step for this simulator is less than 100ns. A new time domain model for power electronic switching elements is also presented in this paper. The new model is very convenient for real-time simulation purposes due to its simplicity and the elimination of numerical oscillations associated with other models.
Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.
How this classification was reachedexpand
Full frame machine prediction
Teacher imitationNot calibrated prevalence, not ground truth. Human validation pending. The Gemma side is a direct model label for every work in the frame, read from the title-only record. The Codex side is a classifier learned from the 10,348 direct Codex labels and calibrated to design-weighted sample rates; fields without enough sample support carry no Codex call. Candidate is the union of the two sides; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels.
Distilled classifier scores by category (both heads)
| Category | Codex | Gemma |
|---|---|---|
| Metaresearch | 0.000 | 0.001 |
| Meta-epidemiology (narrow) | 0.000 | 0.000 |
| Meta-epidemiology (broad) | 0.000 | 0.000 |
| Bibliometrics | 0.000 | 0.000 |
| Science and technology studies | 0.000 | 0.000 |
| Scholarly communication | 0.000 | 0.000 |
| Open science | 0.001 | 0.000 |
| Research integrity | 0.000 | 0.001 |
| Insufficient payload (model declined to judge) | 0.005 | 0.001 |
Machine scores (provisional)
The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.
Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.
score_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from itClassification
machine, unvalidatedMachine predicted; a candidate call from one source (direct Gemma or distilled Codex), not a consensus.
How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".