MétaCan
Menu
Back to cohort
Record W4399886260 · doi:10.1145/3625223.3649266

The Impact of Heterogeneous Logic on Adders and Multipliers in VTR

2023· article· en· W4399886260 on OpenAlexaff
Navid Jafarof, Kenneth B. Kent

Bibliographic record

Venuenot available
Typearticle
Languageen
FieldEngineering
TopicVLSI and FPGA Design Techniques
Canadian institutionsUniversity of New Brunswick
Fundersnot available
KeywordsComputer scienceAdderArithmeticLogic gateLogic synthesisParallel computingProgramming languageAlgorithmMathematicsLatency (audio)Telecommunications

Abstract

fetched live from OpenAlex

This paper presents an extension of the Verilog-to-Routing (VTR) Computer-Aided Design (CAD) tool, focusing specifically on the utilization of heterogeneous logic for both multipliers and adders. We build upon the heterogeneous logic implementation of adders in VTR by addressing bugs and refining the implementation. This research aims to uncover the optimal configuration in terms of critical path delay (CPD) and device area for hard and soft logic implementations within different architectures and designs. Our findings show that a balanced approach, instead of the exclusive utilization of either hard or soft logic, can yield superior results. Extensive testing reveals significant improvements in speed and potential reductions in device size. The results validate the implementation's success and suggest future directions for enhancing the use of different types of logic in VTR.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: Simulation or modeling
GenreCandidate signal: Empirical · Consensus signal: Empirical
Teacher disagreement score0.293
Threshold uncertainty score0.134

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.017
GPT teacher head0.264
Teacher spread0.248 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations0
Published2023
Admission routes1
Has abstractyes

Explore more

Same topicVLSI and FPGA Design TechniquesFrench-language works237,207