MétaCan
Menu
Back to cohort
Record W4400033928 · doi:10.1109/ectc51529.2024.00379

Hybrid Interconnect Infrastructure for Inter-Chiplet Communication in Wafer-Scale Systems

2024· article· en· W4400033928 on OpenAlex

Why this work is in the frame

A frame that forgets how it found something cannot be audited. These are the routes that admitted this work.

affAt least one author lists a Canadian institution in the pinned OpenAlex snapshot.
fundA Canadian funder is recorded on the work.

Bibliographic record

Venuenot available
Typearticle
Languageen
FieldEngineering
Topic3D IC and TSV technologies
Canadian institutionsMcGill University
FundersNatural Sciences and Engineering Research Council of Canada
KeywordsInterconnectionComputer scienceWafer-scale integrationScale (ratio)WaferEmbedded systemElectronic engineeringComputer networkElectrical engineeringEngineeringVery-large-scale integrationPhysics

Abstract

fetched live from OpenAlex

The semiconductor industry is shifting towards intimate heterogeneous integration of small chips/dies (chiplets/dielets), rather than focusing on large systems-on-chip (SoCs). The chiplet paradigm promotes heterogeneity, scalability, lower non-recurring engineering cost, shorter time-to-market, and simplified testing. That said, important design and manufacturing challenges must be addressed for chiplet-based platforms to take center stage in semiconductor design. Efficient, scalable, and CMOS-compatible interconnect infrastructure, to ensure signal integrity for inter-chiplet communication, is a key design challenge for chiplet-based systems. This challenge is especially important in wafer-scale systems, where efficient package-level long-range communication is critical.A hybrid inter-chiplet interconnect infrastructure for large-scale chiplet-based systems is introduced in this paper. The proposed infrastructure utilizes electrical and silicon photonics-based interconnects for, respectively, short- and long-range inter-chiplet communication. Architecture and characterization of the proposed infrastructure are discussed. Simulation results confirm that the proposed interconnect infrastructure exhibits an energy consumption of 150, 240, and 305 fJ/bit for, respectively, short-, medium-, and long-range inter-chiplet communication on a wafer-scale integration platform. The proposed hybrid communication system significantly outperforms state-of-the-art electrical medium- and long-range communication with an energy requirement in the range of 0.8-1.17 pJ/bit.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: none
GenreCandidate signal: Empirical · Consensus signal: Empirical
Teacher disagreement score0.799
Threshold uncertainty score0.334

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.007
GPT teacher head0.217
Teacher spread0.210 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Quick stats

Citations3
Published2024
Admission routes2
Has abstractyes

Explore more

Same topic3D IC and TSV technologiesFrench-language works237,207