Real-Time ML-Assisted Hardware-in-the-Loop Electro-Thermal Emulation of LVDC Microgrid on the International Space Station
Bibliographic record
Abstract
For being the world's largest low voltage direct current (LVDC) microgrid (MG) in space, the power generation and distribution systems aboard the International Space Station (ISS) employ a hierarchical assortment of electric power sources, energy storage, control devices, power electronics, and loads operating cooperatively at multifarious system dispositions and multi-stage configurations. At the early phase of design, for such time-critical systems, the trade-off between reliability and convergence rate of device modeling, varying accuracy requirements of control flows, and especially the implementation for real-time performance have brought new challenges and problems for testing and validation of the MG. One of the solutions presented by this paper is to use the hardware-in-the-loop (HIL) emulation, where the MG is emulated using the field-programmable gate array (FPGA) hardware platform. In parallel with the emulation effort, comprehensive modeling solutions for both large-scale photovoltaic (PV) solar array wings (SAWs) and nonlinear behavior model (NBM) of insulated-gate bipolar transistors (IGBTs) have been utilized based on machine learning (ML) concepts of artificial neural network (ANN) and recurrent neural network (RNN). Both system-level (validated by Matlab/Simulink) and device-level (validated by SaberRD) transient simulations are carried out, and the results exhibit high accuracy and fidelity of the models and significant improvements in execution speed and hardware resource consumption.
Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.
How this classification was reachedexpand
Full frame machine prediction
Teacher imitationNot calibrated prevalence, not ground truth. Human validation pending. The Gemma side is a direct model label for every work in the frame, read from the title-only record. The Codex side is a classifier learned from the 10,348 direct Codex labels and calibrated to design-weighted sample rates; fields without enough sample support carry no Codex call. Candidate is the union of the two sides; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels.
Distilled classifier scores by category (both heads)
| Category | Codex | Gemma |
|---|---|---|
| Metaresearch | 0.000 | 0.000 |
| Meta-epidemiology (narrow) | 0.000 | 0.000 |
| Meta-epidemiology (broad) | 0.000 | 0.000 |
| Bibliometrics | 0.000 | 0.000 |
| Science and technology studies | 0.000 | 0.000 |
| Scholarly communication | 0.000 | 0.000 |
| Open science | 0.000 | 0.000 |
| Research integrity | 0.000 | 0.000 |
| Insufficient payload (model declined to judge) | 0.001 | 0.000 |
Machine scores (provisional)
The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.
Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.
score_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from itClassification
machine, unvalidatedMachine predicted; a candidate call from one source (direct Gemma or distilled Codex), not a consensus.
How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".