MétaCan
Menu
Back to cohort
Record W6910346424 · doi:10.48336/zmmm-4z03

Automated topology synthesis for analog integrated circuits

2023· article· en· W6910346424 on OpenAlexaff

Bibliographic record

VenueMemorial University Research Repository (Memorial University) · 2023
Typearticle
Languageen
FieldEngineering
TopicVLSI and FPGA Design Techniques
Canadian institutionsMemorial University of Newfoundland
Fundersnot available
KeywordsIntegrated circuitElectronic design automationProcess (computing)Circuit designAutomationComputationSizingCircuit extractionIntegrated circuit design

Abstract

fetched live from OpenAlex

Currently, except for circuit topology synthesis, all the other phases in the analog integrated circuit design procedure are equipped with electronic design automation (EDA) commercial tools to greatly facilitate the human laborious work and significantly improve the design productivity, even though they are still not as mature as digital EDA counterparts. This dissertation focuses on developing a circuit topology synthesis EDA tool for analog integrated circuits. In order to make the developed EDA tool commercializable, there are many challenges that have to be solved, including trustworthy solutions, innovative solutions, wide applicability, sound generalization capability, and affordable computation effort. This thesis proposes a graph-based generation method to automatically synthesize analog integrated circuits, which has partially solved some challenges. But one serious problem of this method is its unaffordable computation effort due to the time-consuming sizing process for a huge number of generated circuit structures. To address this problem, we propose a novel performance modeling method that can boost the sizing efficiency by more than 30 times with ignorable model building overhead, which is especially suitable for the circuit synthesis work that involves generating various circuit structures. With the assistance of the emerging machine learning advancement, EDA tools can be more efficient and effective. We have employed the deep reinforcement learning technique in this dissertation to synthesize analog integrated circuit structures. Its technical merits make it be able to address those pending challenges much better than the graph-based generation method. But it still suffers from a shortcoming, that is, the learning process has to be performed from scratch once the technology or design specification changes. In order to overcome this shortcoming, the transfer learning technique is applied to transfer the learned knowledge from a learning process to another in order to largely save the learning effort. The experimental results exhibit strong efficacy and great applicability of our proposed methods.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.001
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesMeta-epidemiology (narrow)
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Not applicable · Consensus signal: Not applicable
GenreCandidate signal: Empirical · Consensus signal: Empirical
Teacher disagreement score0.269
Threshold uncertainty score1.000

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0010.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0020.004
Science and technology studies0.0010.000
Scholarly communication0.0000.001
Open science0.0010.000
Research integrity0.0010.001
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.036
GPT teacher head0.264
Teacher spread0.228 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

Study designNot applicable
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations0
Published2023
Admission routes1
Has abstractyes

Explore more

Same venueMemorial University Research Repository (Memorial University)Same topicVLSI and FPGA Design TechniquesFrench-language works237,207