MétaCan
Menu
Back to cohort
Record W7097389683

Parallel Synthesis of Large Combinational Circuits for FPGAs

2008· article· en· W7097389683 on OpenAlexaboutno aff

Bibliographic record

Venuenot available
Typearticle
Languageen
FieldEngineering
TopicVLSI and FPGA Design Techniques
Canadian institutionsnot available
Fundersnot available
KeywordsCombinational logicPartition (number theory)Logic synthesisDigital electronicsComputationRegister-transfer levelSequential logicInterconnectionField-programmable gate array
DOInot available

Abstract

fetched live from OpenAlex

Abstract High level synthesis tools are the main stream today for the rapid design of electronic circuits. At a lower level, logic synthesis systems like SIS [7] are in charge of the optimization of the combinational part of the circuit. These tools also realize the mapping of the design on programmable devices such as fpgas. The logic synthesis is a computation intensive task. We propose in this paper to partition the graph representing the circuit to reduce the synthesis problem size. Splitting decreases runtime and allows the use of more performant algorithms. However, it leads to a lost of quality for the final circuit. To perform an efficient partitioning, we have adapted an up-to-date algorithm, Metis [9], for the partitioning of circuit graphs. Since subcircuits are processed separatly using SIS, a distributed implementation based on PVM [6] has also been realized. Results are very encouraging for both the runtime and the solution quality of the synthesis on a network of up to 8 workstations. Introduction Electronic circuit cad tools are in charge of converting a description of a digital circuit into an interconnection of logic gates, namely a gate-level net-list (see fig 1).

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Bench or experimental · Consensus signal: none
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.969
Threshold uncertainty score0.222

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.021
GPT teacher head0.229
Teacher spread0.208 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designBench or experimental
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations0
Published2008
Admission routes1
Has abstractyes

Explore more

Same topicVLSI and FPGA Design TechniquesFrench-language works237,207