MétaCan
Menu
Back to cohort
Record W2040995649 · doi:10.1049/iet-cds.2008.0324

Inter-signal timing skew compensation of parallel links with current-mode incremental signalling

2009· article· en· W2040995649 on OpenAlexafffund
Anping Hu, Fei Yuan

Bibliographic record

VenueIET Circuits Devices & Systems · 2009
Typearticle
Languageen
FieldEngineering
TopicAdvancements in PLL and VCO Technologies
Canadian institutionsToronto Metropolitan University
FundersCMC Microsystems
KeywordsSkewClock skewCurrent-mode logicSIGNAL (programming language)Computer scienceElectronic engineeringCMOSChannel (broadcasting)Clock domain crossingCompensation (psychology)JitterVoltageControl theory (sociology)Clock signalElectrical engineeringEngineeringSynchronous circuitTelecommunicationsControl (management)

Abstract

fetched live from OpenAlex

This study proposes a new inter-signal timing skew compensation technique for parallel links with current-mode incremental signalling. The maximum deskew range is one bit time in both directions. Both the transmitters and receivers of the links are current-mode configured to take the advantages of current-mode signalling. Each receiver maps the direction of its channel current representing the logic state of the incoming data to two voltages of different values, enabling a convenient recovery of both the logic state and timing information of the received data. The feedback at the front-end of the receiver minimises the dependence of the input impedance of the receiver on the direction of the channel current so that data-dependent impedance mismatch is minimised. Inter-signal timing skews are compensated by inserting a delay line in each channel whose time delay is determined by the phase difference between the master sampling clock and data. A voltage replication circuit is proposed to copy the obtained optimal control voltage of the delay line of each channel so that the optimal deskew control voltage of the delay line is sustained. To assess the effectiveness of the proposed inter-signal timing skew compensation technique, a 2-bit 1 Gbytes/s parallel link has been implemented in UMC-0.13 µm 1.2 V CMOS technology and analysed using SpectreRF with BSIM3V3 device models. Simulation results demonstrate that the proposed inter-signal timing skew compensation method can compensate inter-signal timing skew up to one bit time in both directions.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: Simulation or modeling
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.565
Threshold uncertainty score0.883

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.028
GPT teacher head0.269
Teacher spread0.240 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations0
Published2009
Admission routes2
Has abstractyes

Explore more

Same venueIET Circuits Devices & SystemsSame topicAdvancements in PLL and VCO TechnologiesFrench-language works237,207