An FPGA-based real-time simulator for HIL testing of modular multilevel converter controller
Why this work is in the frame
A frame that forgets how it found something cannot be audited. These are the routes that admitted this work.
Bibliographic record
Abstract
Recently, two Modular Multilevel Converter (MMC) projects are under construction in China. Since these are the first two multi-terminal MMC projects in the world and the controllers are sophisticated, a real time simulation platform becomes critical to enable hardware-in-the-loop (HIL) test and validation of the MMC controllers in various scenarios, before applying them in the field. This paper presents an FPGA-based real time simulator to simulate electromagnetic transients of MMC systems and connect to external controllers through fiber optics for HIL tests. The MMC valve model is implemented in the FPGA with a time step of 500 ns while the power system is simulated in the CPU. Protocol drivers are implemented in the same FPGA to secure fast communication and low latency on MMC signals through optical fibers. Each FPGA board can simulate one MMC station with 6 valves and total of up to 1530 sub-modules (SM). This simulator supports multiple FPGA boards, and is thus able to HIL test very large multi-terminal MMC systems. This study case demonstrates that the simulator is able to connect to an external controller and simulate the MMC behaviors in steady states, transients, and various fault conditions in real time. The parameters for the MMC model and communication protocol can be adjusted during simulation. The HIL test gives results closer to reality than tests using an internal controller. Accordingly, the presented real-time simulator is qualified as an HIL test bench for MMC controllers.
Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.
Full frame distilled prediction
Teacher imitationNot calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.
Codex and Gemma teacher scores by category
| Category | Codex | Gemma |
|---|---|---|
| Metaresearch | 0.000 | 0.000 |
| Meta-epidemiology (narrow) | 0.000 | 0.000 |
| Meta-epidemiology (broad) | 0.000 | 0.000 |
| Bibliometrics | 0.000 | 0.000 |
| Science and technology studies | 0.000 | 0.000 |
| Scholarly communication | 0.000 | 0.000 |
| Open science | 0.000 | 0.000 |
| Research integrity | 0.000 | 0.000 |
| Insufficient payload (model declined to judge) | 0.000 | 0.000 |
Machine scores (provisional)
The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.
Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.
score_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it