Real‐time simulation of modular multilevel converters for controller hardware‐in‐the‐loop testing
Why this work is in the frame
A frame that forgets how it found something cannot be audited. These are the routes that admitted this work.
Bibliographic record
Abstract
This study presents a field programmable gate array (FPGA)‐based real‐time simulation platform for realistic‐size modular multilevel converters (MMCs). This development is primarily intended for controller hardware‐in‐the‐loop (HIL) testing for MMC‐based high‐voltage direct current (HVDC) transmission systems. Although the real‐time simulation of MMC‐based systems is particularly challenging due to the presence of thousands of power electronic switches, yet, it is still possible based on adopting a computationally efficient MMC model and the use of a high‐performance parallel computational engine. This study focuses on the design and implementation of the parallel computational engine that solves the mathematical model of an enhanced computationally efficient MMC model on the FPGA platform. Moreover, provided are the implementation results and their verifications corresponding to the real‐time simulation of a 401‐level MMC and the HIL testing of the controllers of the 401‐level MMC‐HVDC link between France and Spain.
Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.
Full frame distilled prediction
Teacher imitationNot calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.
Codex and Gemma teacher scores by category
| Category | Codex | Gemma |
|---|---|---|
| Metaresearch | 0.001 | 0.000 |
| Meta-epidemiology (narrow) | 0.000 | 0.000 |
| Meta-epidemiology (broad) | 0.000 | 0.000 |
| Bibliometrics | 0.000 | 0.000 |
| Science and technology studies | 0.000 | 0.000 |
| Scholarly communication | 0.000 | 0.000 |
| Open science | 0.000 | 0.000 |
| Research integrity | 0.000 | 0.000 |
| Insufficient payload (model declined to judge) | 0.000 | 0.000 |
Machine scores (provisional)
The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.
Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.
score_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it