MétaCan
Menu
Back to cohort
Record W2611347473 · doi:10.1109/rsp.2014.6966904

System-on-chip processor using different FPGA architectures in the VTR CAD flow

2014· preprint· en· W2611347473 on OpenAlexaff

Bibliographic record

Venuenot available
Typepreprint
Languageen
FieldEngineering
TopicVLSI and FPGA Design Techniques
Canadian institutionsUniversity of New Brunswick
Fundersnot available
KeywordsField-programmable gate arrayAdderVerilogComputer scienceEmbedded systemBlock (permutation group theory)Routing (electronic design automation)Design flowComputer architectureComputer hardwareFPGA prototypeElectronic design automationLogic synthesisLogic gate

Abstract

fetched live from OpenAlex

Field Programmable Gate Arrays (FPGA) are often the go to choice for system prototyping and comparison. Circuit design and the impact of hardware architecture can be measured and experimented with using short iteration times. The Verilog To Routing (VTR) CAD flow offers a framework for synthesis and experimentation with customizable FPGA architectures. This paper describes the implemented ability to use the VTR flow for tests and experiments with an ARM processor. This includes different possible FPGA architectures for supporting the ARM processor. A thorough set of experiments is performed which aims to determine the impact of hard block memories, multipliers and adders. The results suggest that 2 bit adder units and 36*36 multipliers offer a good choice of parameters.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame machine prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. The Gemma side is a direct model label for every work in the frame, read from the title-only record. The Codex side is a classifier learned from the 10,348 direct Codex labels and calibrated to design-weighted sample rates; fields without enough sample support carry no Codex call. Candidate is the union of the two sides; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels.

metaresearch head score (Codex)0.001
metaresearch head score (Gemma)0.001
Version: metacan-v3-hybrid-931329e0061cValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: none
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.011
Threshold uncertainty score0.037

Distilled classifier scores by category (both heads)

CategoryCodexGemma
Metaresearch0.0010.001
Meta-epidemiology (narrow)0.0010.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0010.001
Open science0.0010.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0110.002

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.021
GPT teacher head0.241
Teacher spread0.220 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one source (direct Gemma or distilled Codex), not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations25
Published2014
Admission routes1
Has abstractyes

Explore more

Same topicVLSI and FPGA Design TechniquesFrench-language works237,207