MétaCan
Menu
Back to cohort
Record W2914744205 · doi:10.1109/tvlsi.2019.2894104

Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures

2019· article· en· W2914744205 on OpenAlexafffund
Tejinder Singh Sandhu, Kamal El‐Sankary

Bibliographic record

VenueIEEE Transactions on Very Large Scale Integration (VLSI) Systems · 2019
Typearticle
Languageen
FieldEngineering
TopicAdvancements in PLL and VCO Technologies
Canadian institutionsDalhousie University
FundersNatural Sciences and Engineering Research Council of Canada
KeywordsSynchronization (alternating current)Clock synchronizationComputer scienceElectronic engineeringPropagation delayEmbedded systemElectrical engineeringEngineeringTopology (electrical circuits)

Abstract

fetched live from OpenAlex

This brief presents an on-chip autotuning algorithm to reduce the supply voltage sensitivity of digitally controlled delay lines constructed using identical digital buffers. The proposed algorithm tunes a compensator circuit embedded within each buffer to counterbalance the supply sensitivity of the overall delay line regardless of process or mismatch variations. A 3-D IC mismatch-insensitive skew compensation (MISC) architecture employing this delay line is fabricated in 65-nm CMOS and demonstrates robust performance against the buffer supply noise at operating frequencies of 250 MHz to 1 GHz. The rms jitter of this supply-compensated MISC design measures 3 ps in the presence of a 25-mV 1-MHz supply noise at 1-GHz operation, compared to 112.3 ps for the conventional design, whereas the maximum residual skew between the Die-1 and Die-2 clocks measures under 30 ps across the entire MISC frequency range.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesMeta-epidemiology (narrow)
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: Simulation or modeling
GenreCandidate signal: Empirical · Consensus signal: none
Teacher disagreement score0.879
Threshold uncertainty score1.000

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0010.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.006
GPT teacher head0.220
Teacher spread0.214 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations8
Published2019
Admission routes2
Has abstractyes

Explore more

Same venueIEEE Transactions on Very Large Scale Integration (VLSI) SystemsSame topicAdvancements in PLL and VCO TechnologiesFrench-language works237,207