MétaCan
Menu
Back to cohort
Record W4399886299 · doi:10.1145/3625223.3649269

Extending Memory Compatibility with Yosys Front-End in VTR Flow

2023· article· en· W4399886299 on OpenAlexaff
Alireza Azadi, Amir Arjomand, Kenneth B. Kent

Bibliographic record

Venuenot available
Typearticle
Languageen
FieldEngineering
TopicVLSI and FPGA Design Techniques
Canadian institutionsUniversity of New Brunswick
Fundersnot available
KeywordsCompatibility (geochemistry)Computer scienceFront and back endsOperating systemMaterials scienceComposite material

Abstract

fetched live from OpenAlex

Verilog-to-routing (VTR) is an open source Computer Aided Design (CAD) framework that is widely used for research purposes. VTR provides researchers with a comprehensive set of benchmarks and FPGA architectures to test, compare and verify their designs and CAD algorithms. VTR employs Odin, Yosys and a combination of Yosys+Odin as its front-ends for elaborating digital designs written in Verilog. Yosys is a standalone synthesis framework that is maintained separately. In order to take advantage of Yosys' latest upgrades, it is essential to upgrade VTR in tandem with Yosys to keep up with its latest changes. In our study, we investigated the integration of the latest available version of Yosys into VTR. In the course of this research, we encountered a challenge stemming from a memory incompatibility in newer versions of Yosys. Our primary research question became how to effectively facilitate netlist conversion from Yosys to Odin to overcome this incompatibility issue. We then showcase how this upgrade affects our benchmark suite, highlighting the notable changes in circuit quality and the tool performance. Our post-upgrade evaluations reveal that the STA (static timing analysis) time of placement and the placement time itself exhibited improvements of up to 11.53% and 10.43%, respectively.

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: none
GenreCandidate signal: Empirical · Consensus signal: Empirical
Teacher disagreement score0.698
Threshold uncertainty score0.384

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0000.000
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.014
GPT teacher head0.218
Teacher spread0.203 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designSimulation or modeling
Domainnot available
GenreEmpirical

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations0
Published2023
Admission routes1
Has abstractyes

Explore more

Same topicVLSI and FPGA Design TechniquesFrench-language works237,207