MétaCan
Menu
Back to cohort
Record W2164937564 · doi:10.1109/ccece.2005.1557272

HDL2GDS: a fully automated ASIC digital design flow

2006· article· en· W2164937564 on OpenAlexafffundabout
T.L. Brandon, B.F. Cockburn, D.G. Elliott

Bibliographic record

Venuenot available
Typearticle
Languageen
FieldComputer Science
TopicVLSI and Analog Circuit Testing
Canadian institutionsUniversity of Alberta
FundersCMC Microsystems
KeywordsApplication-specific integrated circuitComputer scienceDesign flowFloorplanEmbedded systemStandard cellCompilerVerilogNetlistComputer hardwareDesign layout recordElectronic design automationPhysical designIC layout editorPlace and routeRouting (electronic design automation)Integrated circuit layoutToolchainComputer architectureIntegrated circuitField-programmable gate arrayCircuit designSoftwareOperating systemEngineeringCircuit extractionElectrical engineering

Abstract

fetched live from OpenAlex

HDL2GDS is a fully automated ASIC digital design flow capable of transforming VHDL or Verilog integrated circuit specifications into a corresponding GDSII mask layout file. With one command the RTL or behavioral-level HDL specification is synthesized, a simple floorplan is generated, blocks and macros are placed, power is routed, standard cells are placed, a clock-tree is generated, hold-time violations are detected and fixed, routing is performed, a manufacturing logo is added, IO pads are attached, the GDSII mask layout is exported and finally DRC & LVS and static timing analysis are performed. The flow incorporates the following tools, made available by the Canadian Microelectronics Corporation: Synopsys Design Compiler and PrimeTime, Cadence First Encounter and DFII, and Mentor Graphics Calibre. HDL2GDS is fully customizable with respect to capability and target libraries through the use of tool-scripts and a single design configuration file. The flow generates a GDSII mask layout for a 360 K gate communications chip within 30 hours on a Sun Fire V880 with 12 GB of memory. After much development effort the flow's ease of use is now comparable to FPGA synthesis. We discuss the limitations of the flow, the difficulties encountered when creating an automated digital design flow and maintenance challenges

Fetched live from OpenAlex and de-inverted. Abstracts are not stored in this database: the inverted indexes are 8.6 GB of the frame’s 9.3 GB of text, and the host has 13 GB free.

How this classification was reachedexpand

Full frame distilled prediction

Teacher imitation

Not calibrated prevalence, not ground truth. Human validation pending. Learned from the 10,348 direct Codex labels and 10,348 direct Gemma labels. Candidate is the union of thresholded teacher heads; consensus is their intersection. These outputs are machine_predicted_unvalidated and are not human labels or direct frontier model labels.

metaresearch head score (Codex)0.000
metaresearch head score (Gemma)0.000
Version: codex-gemma-dda1882f352aValidation status: machine_predicted_unvalidated
Candidate categoriesnone
Consensus categoriesnone
DomainCandidate signal: none · Consensus signal: none
Study designCandidate signal: Simulation or modeling · Consensus signal: none
GenreCandidate signal: Methods · Consensus signal: none
Teacher disagreement score0.976
Threshold uncertainty score0.513

Codex and Gemma teacher scores by category

CategoryCodexGemma
Metaresearch0.0000.000
Meta-epidemiology (narrow)0.0000.000
Meta-epidemiology (broad)0.0000.000
Bibliometrics0.0000.000
Science and technology studies0.0000.000
Scholarly communication0.0010.001
Open science0.0000.000
Research integrity0.0000.000
Insufficient payload (model declined to judge)0.0000.000

Machine scores (provisional)

The two teacher heads of the student model, read on this work. A score orders the frame for review; it never asserts a category, and the validation status ships verbatim with every row.

Baseline scores from an immature model (maturity gate not passed, 7 training rounds). Scores rank; they never assert a category.

Opus teacher head0.015
GPT teacher head0.205
Teacher spread0.190 · how far apart the two teachers sit on this one work
Validation statusscore_only:v0-immature-baseline · verbatim from the scoring run: score_only means the number may rank works, and no category label ships from it

Classification

machine, unvalidated

Machine predicted; a candidate call from one teacher head, not a consensus.

The models applied no category: nothing in the taxonomy fit this work.
Study designSimulation or modeling
Domainnot available
GenreMethods

How this classification was reached, model by model and score by score, is at the end of the page under "How this classification was reached".

Quick stats

Citations6
Published2006
Admission routes3
Has abstractyes

Explore more

Same topicVLSI and Analog Circuit TestingFrench-language works237,207